3D simulation investigating ZnO NWFET characteristics by Ditshego, Nonofo M. J. & Mohamed Sultan, Suhana
3D Simulation Investigating ZnO NWFET Characteristics 
N.M.J. Ditshego1,a, S.M. Sultan2 
1Electrical, Computer and Telecommunications Engineering Department, CET, 
Botswana International University of Science and Technology (BIUST), Private bag 16,  
Palapye, Botswana 
2Faculty of Electrical Engineering (FKE), Universiti Teknologi Malaysia, 81310 UTM Skudai,  
Johor Darul Takzim, Malaysia 
aEmail: ditshegon@biust.ac.bw 
Keywords: 3D Simulation, field effect transistor, nanowire, contact resistance, zinc oxide (ZnO), 
device de-embedding 
Abstract: 3D Simulation was carried out and compared with fabricated ZnO NWFET. The device 
had the following electrical output characteristics: mobility value of 10.0 cm2/Vs at a drain voltage 
of 1.0 V, threshold voltage of 24 V, and subthreshold slope (SS) of 1500 mV/decade. The 
simulation showed that the device output results are influenced by two main issues: (i) contact 
resistance (Rcon ≈ 11.3 MΩ) and (ii) interface state trapped charge number density (QIT = 3.79 x 
1015 cm-2). The QIT was derived from the Gaussian distribution that depends on two parameters 
added together. These parameters are: an acceptor-like exponential band tail function gGA(E) and an 
acceptor-like Gaussian deep state function gTA(E). By de-embedding the contact resistance, the 
simulation is able to improve the device by producing excellent field effect mobility of  
126.9 cm2/Vs.  
Introduction 
Modelling and simulation of semiconductor devices provides an important method of analysis; 
easily verified, communicated and understood [1-5]. Before any fabrication can be carried out, there 
is a need to simulate so as to improve understanding, save costs and time. More importantly, it can 
also predict unknown future behaviours of devices and determine ways of reaching such lofty 
ideals. Over the years, researchers have developed the software into 2D and 3D. 2D is faster and 
works best for micro-meter devices, whereas, 3D is slower but it is a requirement for nano-meter 
devices.  
3D simulation is used to characterise earlier work at the University of Southampton by S. M. 
Sultan, et al., [1] on ZnO NWFET and finds ways of improving it. The device had a p-typed boron 
doped silicon substrate, an oxide thickness of 100 nm and nanowire dimensions of length 10 µm, 
width 40 nm, and thickness 36 nm. The electrical characteristics included a field effect mobility of 
10.0 cm2/Vs at a drain voltage of 1V, a threshold voltage of 24 V, a subthreshold slope (SS) of  
1500 mV/decade and an on/off ratio current ratio of 106. By analysing the characteristics of the 
device, it is clear the device has room for improvement. The field effect mobility is low compared 
with ZnO TFTs that have mobility around 110 cm2/Vs [2] , while state of the art top-down ZnO 
nanowire transistors have reported mobility of 80 cm2/Vs [3]. The threshold voltage is high and 
needs to be reduced to a value close to 0.5 V. A value close to 0.5 V is desired so as to reduce 
power consumption. The subthreshold slope is also poor and need to be improved.   
Little work on 2D simulation has been reported on ZnO TFTs [4–8] and even less has been 
reported on 3D simulation of ZnO NWFETs. The work reported is therefore expected to provide 
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Simulation Procedure 
Two Silvaco products were used: Devedit [9] and Atlas [10]. Fig. 1 shows the 3D device 
structure that was developed using Devedit, whereas electrical characteristics and bias conditions 
were simulated through Atlas. The structure is assumed to have a single crystal ZnO channel with 
parameters as stated in Table 1. The research investigation uses Devedit over Athena software 
because Devedit has a more advanced mesh definition which allows for greater accurate and precise 
output results. Devedit also allows for direct 3D interfacing with Atlas whereas it is impossible with 
the Athena software. Atlas numerical methods used for calculating device output results are: newton 
and direct. Block cannot be used in 3D simulation and gummel is very slow to utilize. Therefore the 
numerical methods used throughout the simulation are newton and direct.  
 
 
Fig. 1: 3D simulated device structure modelled through Devedit software and then derived from 
deckbuild using tonyplot. (a) Schematic diagram clearly showing two parallel nanowires. (b) 
Schematic diagram showing another point-of-view. (c) Cross-sectional diagram of the device. The 
simulated has an oxide thickness 100 nm and p-typed boron doped silicon substrate. It has source, 
drain and gate aluminium electrode. The device has a nanowire length of 10 µm, width 40 nm and 
thickness 36 nm.  
 
Under ATLAS, the physical model used is the Boltzmann model which is sufficient in this case 
because the other models are for specific situations such as heavily doped regions, low temperatures 
that tend to freeze the carriers, and for bipolar transistors. No mobility model was used therefore, 
Atlas used the default values which are entirely isotropic in nature and there is no directional 
component. ZnO is a new material and ATLAS software does not cater for ZnO mobility models. 
For recombination models, the Shockley-Read-hall (SRH) model was utilized as it is the most 
general model for simulating new materials [10]. Impact ionization models include: Silberrherr’s 
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model, Grant’s model, Crowell-Sze model, Toyabe model, and Concannon model. All these models 
are used for breakdown voltage. The breakdown voltage will not be simulated hence these models 
are not required [10]. 
 
Table 1: Parameters used for ZnO NW Simulation; All simulation parameters were defined to be 
the same as the experimental device. 





1 Nd = carrier concentration 2.0x1016 to 3.0x1016 2.17x1016 cm-3 
2 Si Substrate Doping 1.32x1015 1.32x1015 cm-3 
3 L = Length of channel 1.0x10-3 1.0x10-3 cm 
4 TZnO = Thickness of 
channel 
3.6x10-6 3.6x10-6 cm 
5 W = Z = Width of channel 4.0x10-6 4.0x10-6 cm 
6 SiO2 Insulator thickness 
(d) 
1.0x10-5 1.0x10-5 cm 
7 Si Substrate thickness 7.0x10-5 7.0x10-5 cm 
 
3D simulation is slower and more complex than 2D simulation [11–18]. Its main advantage over 
2D simulation is that it allows for a more precise and accurate estimation of the experimental 
device. The curved shapes that are inherent within device fabrication were not simulated but 
rectangular shapes were assumed instead for simplicity. This infers that the edges are not accurately 
characterized. Also surface roughness was not simulated. Surface roughness can be simulated by 
introducing zig-zag shapes on the surface of the channel. The problem is that experimentally 
measured roughness is between 1.5 nm to 6.0 nm which is too small for efficient convergence.  
 
Table 2: Parameters used for interface state charge QIT definition in the 3D-simulation; the values 
were collected from a number of sources [1-16]. 








1 Band gap, Eg(300K) (Ec-Ev) 1.12 3.4  3.4  eV 
2 Effective mass of an electron in the 
conduction band, me* 
0.318 0.318  0.318  m0 
3 Electron affinity, ζ(Evac-Ec) - 4.29  4.29  eV 
4 Work Function, Φs(Evac-Ef) 4.17 4.45  4.45  eV 
5 Donor level, Ec-Ed 44 30  30  meV 
6 Energy level of peak trap state 
density in Grain Boundary, EGA=E1 
0.62 1.7  1.7  eV 
7 Characteristic decay energy of 
Gaussian distribution, WGA=E2 
0.033 0.25 0.20 eV 
8 The density of acceptor-like states 
in the tail distribution at the 











9 The density of donor-like states in 
the tail distribution at the valence 











10 The total density of acceptor-like 
states in a Gaussian distribution, NGA 










11 The total density of donor-like states 











12 The conduction band density of 
states, Nc300 
2.8x1019 2.24x1018 5.31x1018 cm-3 
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Defects are very important in modelling the performance of ZnO nanowire FETs. Two types of 
charge defects were investigated which are surface charge and interface state trapped charge (QIT). 
Surface charge was simulated by including it in the oxide fixed charge parameter (Qf). Interface 
state trapped charge was modelled using Equation 1 and shows that the density of defect states 
(DoS = g(E) which defines the trapped charge) depends on two functions: an acceptor-like 
exponential band tail function gGA(E) and an acceptor-like Gaussian deep state function gTA(E) [11, 
13, 14] N-type ZnO semiconductor contains defect states mainly due to acceptor-like trapped 
charge. Equations 2 & 3 describe the gGA(E) and gTA(E) functions, where:  
a. NGA is the density at peak energy,  
b. EGA is the peak energy,  
c. WGA is the Gaussian decay energy for the Gaussian distribution gGA(E) 
d. NTA is the conduction band edge intercept density,  
e. WTA is the Gaussian decay energy for the Gaussian distribution gTA(E) 
 
𝑔𝑔(𝐸𝐸) =  𝑔𝑔𝐺𝐺𝐺𝐺(𝐸𝐸) + 𝑔𝑔𝑇𝑇𝐺𝐺(𝐸𝐸) (1)  
 





] (2)  
 
𝐺𝐺𝑇𝑇𝐺𝐺(𝐸𝐸) = 𝑁𝑁𝑇𝑇𝐺𝐺exp (
𝐸𝐸 − 𝐸𝐸𝑐𝑐
𝑊𝑊𝑇𝑇𝐺𝐺
) (3)  
 
Interface state trapped charge (QIT) was therefore modelled by fitting the parameters within the 
above set of equations to the measured ZnO nanowire FET characteristics. Starting with parameters 
from literature on ZnO FETs [3–18], all parameters were varied as shown in Table 2 but still kept 
within the literature values.  
 
After modelling a basic n-type ZnO nanowire field effect transistor, the simulation was then 
compared with experimental results [1]. The values are presented on Table 3. The top-down 
fabrication process utilized remote-plasma atomic layer deposition (RP-ALD) at 190 °C and 
anisotropic inductively coupled plasma (ICP) etching at an RF power of 100 W and pressure of 15 
mtorr.  
 
Table 3: Electrical performance achieved by S. M. Sultan, et al., [1] 
No. Physical Parameter S. M. Sultan, et al., [1] Experiment Units 
1 Field effect mobility 10.0 cm2/Vs 
2 Fixed drain voltage 1.0 V 
3 Threshold voltage 24.0 V 
4 Subthreshold slope 1500 mV/decade 
5 On/Off current ratio 106  
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Fig. 2: 3D simulated device structure. Only one nanowire was simulated and then the current was 
multiplied by two (2) to get the true experimental representation.  
 
Table 1 shows the physical parameters that were used to define the ZnO NWFET whereas Table 
2 shows the parameters used to characterize the defects. All simulation parameters were obtained 
wherever possible from measurements on an experimental device reported in the literature [3–18]. 
The donor concentration for the nanowire was measured experimentally to be between 2.0 x 1016 
and 3.0 x 1016 cm-3. The silicon substrate doping is derived from a p-type resistivity between 1 and 
30 Ω.cm. Fig. 1 shows a Devedit 3D structure with two ZnO nanowires that act as the active 
channel modelled through parameters stated in Table 2. It is composed of bottom and side oxide 
layers which are 10 µm and 100 nm respectively. It possesses source-drain pads that help reduce the 
contact resistance by providing a large surface area for the metal electrodes to connect with the 
nanowires. These metal electrodes are deposited on top of the pads. Two nanowires are very slow to 
simulate due to mesh constraints, therefore one nanowire is simulated as depicted in Fig. 2. 
Results and Discussion 
Fig. 3 shows the initial 3D simulated subthreshold IDSVGS characteristic for a ZnO nanowire 
transistor using default parameters derived from literature [10–13]. These parameters are 
summarised in Table 2 where they are compared with the final ones used. At this point, no defects 
were introduced at the oxide/channel interface. Default parameters give a high current and a steep 
sub-threshold slope of 100 mV/decade whereas the experimental curve shows a low current and a 
poor slope of 1500 mV/decade.  
 
 
Fig. 3: 3D Simulation of the ZnO NWFET reported in [1]. This simulation used default parameters 
derived from literature (Table 2).  
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The difference in currents and the subthreshold slopes indicates that the experimental device is 
greatly affected by defects. Therefore, defects were introduced into the modelled device. As stated, 
two types of defect were introduced which are fixed charge (Qf) and interface state charge (QIT). 
Fig. 4 shows simulated and experimental results after introducing defects with the parameters listed 
in Table 2. The fixed charge is kept at a low number value of 3.0 x 1010 cm-2 which means it has 
little effect on the simulation. When this value is increased or decreased, it shifts the threshold 
voltage, but does not change the shape of the sub-threshold plot. Fig. 4 shows the main QIT 
parameters that were altered to fit. Nc300 was altered from 2.24 x 1018 cm-3 to 5.31 x 1018 cm-3. ND 
is the donor concentration and is un-altered so as to keep it the same as the experimental value. NGA 
was altered from 9.0 x 1016 cm-3 to 1.0 x 1019 cm-3 and NTA was altered from 4.0 x 1019 cm-3 to 9.0 x 
1020 cm-3. The simulated device matches the measured device reasonably well at low currents.  
 
 
Fig. 4: 3D Simulation of the ZnO NWFET reported in [1]. Fixed charge and interface state charge 
were introduced into the simulation so as to fit the experimental results 
 
After introducing defects, the ‘fit’ between simulation and measurements is still poor at high 
currents, with the simulation predicting much higher currents than the experimental device. The 
most likely explanation for this discrepancy is contact resistance. There is therefore a need to 
simulate the effect of contact resistance. The device is simulated with different values contact 
resistance, varying from 10 Ω to 1.13 x 107 Ω. The simulation used a low fixed oxide charge of 3.0 
x 1010 cm-2 and high interface state trapped charge of 3.79 x 1020 cm-3 which is derived from the 
above equations. To use the equations, ‘E’ is assumed to be 3.4 eV. Inserting parameters from Table 
2, the value of QIT can then be derived. Fig. 5 shows a variation of contact resistance from Rcon1 = 
10 Ω to Rcon5 = 8.0 x 1010 Ω.  The current remains constant from a contact resistance value of 0 Ω to 
1.0 x 106 Ω, after that it sharply decreases. As can be seen from Fig. 5, contact resistance has 
negative impact on the electrical characteristics of NWFET. It reduces the voltage across the 
channel and thereby limits the maximum on-current. This result indicates that the experimental 
devices should have values of contact resistance less than about 1.0 x 106 Ω. 
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Fig. 5: 3D Simulation of the ZnO NWFET reported in [1], showing the effect of contact resistance 
(Rcon) by varying it from 40 Ω to 8.0 x 1010 Ω. The value of IDS was simulated at VGS = 30 V and 
VDS = 1.0 V    
 
It must be noted that the simulation assumed that the fabricated device process produced single 
crystal ZnO, but that is not the case as the etching process of the nanowire damages the nanowire 
and also the deposition process of ZnO on top of an insulating material, that is not lattice matched 
to the ZnO. This effect was not investigated here. Devedit can model polycrystalline materials, but 
this requires information on grain size and recombination parameters at grain boundaries. 
 
 
Fig. 7: 3D Simulation of the ZnO NWFET reported in [16]; (a) simulated and measured 
transconductance verses gate voltage (b) Simulated and measured transconductance Vs gate voltage 
for a device in which the series resistance has been de-embeded.  
 
To complete the simulation work, transconductance graphs were derived and plotted. Fig. 6 (a) 
shows simulated and measured transconductance as a function of gate voltage. The simulation curve 
has peak transconductance of 8.52 x 10-9 S at 36.8 V whereas the experimental curve has peak 
transconductance of 2.27 x 10-8 S at 35.5 V. Using these peak values of transconductance, a field 
effect mobility (µFE) can be derived for both the simulated and experimental devices. The simulated 
device gives a µFE of 8.2 cm2/Vs which is comparable to the experimental value of 10.0 cm2/Vs.  
The above values of mobility µFE include the effect of contact resistance and hence may 
underestimate the true mobility. However, the effect of contact resistance can be de-embedded by 
performing an identical simulation without any contact resistance. De-embedding in simulation is 
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whereby the contact resistance is lowered to an insignificant value such 10 Ω. To reduce contact 
resistance under fabrication process, the channel doping can be increased while keeping the 
fabrication process the same. This implies that the surface charge and roughness will remain 
relatively the same as before as it depends on the etching techniques. The ZnO channel doping can 
be increased from 2.17x1016 cm-3 to 1.0x1018 cm-3.  Fig. 6 (b) shows that by de-embedding the device, 
the peak transconductance value is increased from 8.52 x 10-9 S to 1.32 x 10-7 S. The field effect 
mobility derived from this new value of transconductance is found to be 126.9 cm2/Vs, as 
summarized in Table 4. This is an excellent value that future work will aim for. This analysis 
indicates that the true mobility of the ZnO layer is much higher than that extracted from the 
measured transistor characteristics and is much closer to state-of-the-art values in ZnO devices. The 
de-embedded value is comparable to the state-of-the-art TFT by B. Bayraktaroglu, et al., [2]. Table 
4 summarises the important characterisitics obtained through simulation. 
 
Table 4: Simulation results derived from matched experimental curve. 
 Parameter Experiment Simulation Units 
Oxide fixed trapped Charge (default) - 3.0x1010 cm-2 
Aluminum Work Function - 4.27 eV 
Contact Resistance (R) - 1.13x107 Ohm 
Field Effect Mobility 10.0 8.2 cm2/Vs 
Field Effect Mobility (De-embedded 
device) 
- 126.9 cm2/Vs 
Conclusion 
3D Simulation was carried out and compared with a fabricated device. The experimental results 
had an oxide thickness of 100 nm and nanowire dimensions of length 10 µm, width 40 nm, and 
thickness of 36 nm. The device had the following electrical output characteristics: mobility value of 
10.0 cm2/Vs at a drain voltage of 1.0 V, threshold voltage of 24 V and subthreshold slope (SS) of 
1500 mV/decade. Using simulation, it was discovered that the experimental output results are 
degraded due to two main defects: contact resistance (Rcon ≈ 11.3 MΩ) and interface state trapped 
charge number of QIT = 3.79 x 1015 cm-2. De-embedding the contact resistance shows the device 
gives excellent field effect mobility of 126.9 cm2/Vs. Surface charge and roughness were not 
simulated due to limitations of the simulation software, but are hypothesized to contribute toward 
poor output characteristics. 
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